

1036 U.S. PTO  
09/982413  
10/17/01

Class	Subclass	ISSUE CLASSIFICATION

PATENT NUMBER

# U.S. UTILITY PATENT APPLICATION

O.I.P.E.	PATENT DATE
SCANNED HKM 3 O.A. 16	

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER
09/982413		365	26	2818	

APPLICANTS  
Sohrab Kianian  
Chih Hsin Wang

TITLE  
Self aligned method of forming a semiconductor memory array of floating gate memory cells with buried bitline and vertical word line transistor, and a memory array made thereby

PTO-2040  
12/99

## PREPARED AND APPROVED FOR ISSUE

## ISSUING CLASSIFICATION

ORIGINAL		CROSS REFERENCE(S)						
CLASS	SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)					
INTERNATIONAL CLASSIFICATION								

☐ Continued on Issue Slip inside File Jacket

<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> a) The term of this patent subsequent to _____ (date) has been disclaimed.  <input type="checkbox"/> b) The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____	_____ (Assistant Examiner) _____ (Date)			<b>NOTICE OF ALLOWANCE MAILED</b>	
<input type="checkbox"/> c) The terminal _____ months of this patent have been disclaimed.	_____ (Primary Examiner) _____ (Date)			<b>ISSUE FEE</b>	
				Amount Due	Date Paid
			<b>ISSUE BATCH NUMBER</b>		

### WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A  
(Rev. 10/97)

BEST AVAILABLE COPY

(LABEL AREA)

(FACE)